

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 14 November 2017

# Design And Implementation Of Low Power Combinational Circuits On FPGA Using Reversible Encoder And Decoder In Vivado

Mr P.Karthik & Mr.S.K. Satyanarayana

<sup>1</sup>department Of Electronics And Communication Engineering ,Vlsi&Es,Sreenidhi Institute Of Science And Technology. Yamnampet,Ghatkesar, Hyderabad,Telangana,-501301

<sup>2</sup>department Of Electronics And Communication Engineering ,Assistant Professor,Sreenidhi Institute Of

Science And Technology. Yamnampet, Ghatkesar, Telangana, -501301.

# ABSTRACT:

In the present emerging field for the research the reverse logic is one of the most demanding and helpful concept. The main purpose of this paper is to realize various types of combinational circuits like adder, multiplexer..etc using reversible encoder and decoder circuits with minimum quantum cost. There are many reversible logic gates like Fredkin gate, Feynman gate, Double Feynman gate, Peres gate, Seynman gate etc. The concept is explained using the reversible encoder and decoder by making use of Fredkin gates and Feynman gates with minimum quantum cost. The reversible logic can be explained as the logic in which the number of output lines are equal to the number of input lines and using all the bits in the circuit.ie. there are n-input and k- output Boolean function F(X1, X2, X3..., Xn) is said to be reversible if and only if (i) n is equal to k,(ii)each input pattern is mapped uniquely to the output pattern. The gate must run forward and backward which means the inputs can be retrieved from the outputs. Thus when the device obeys these two conditions the second law of thermodynamics guarantee that the device dissipates very low amount of heat. Thus the Fan-Out and Feedback are not allowed in logical reversibility. In recent days ,the reverse logic is used in its applications like Qunatum Computing, Optical Computing, Nano-Technology, Low Power VLSI. Thus the main feature of it being the property of Low Power Consumption. The circuit has been Designed, Simulated and Implemented using VIVADO Software.

KEYWORDS: Fredkin gates, Feyman gates, Peres gate Quantum Cost, Garbage Outputs. Reverse logic gates, Low Power, VIVADO Software.

# I. INTRODUCTION

Reversible logic is an emerging field for research in the present era. The aim of this paper is to realize different types of combinational circuits with low power consumption by using reverse logic gate. Reversible Logic finds its own application in Quantum computing, Nanotechnology, optical computing, computer graphics and low Power VLSI. Ralf Launduer told that heat dissipation in circuits is not because of the process involved in the operation, but it is due to the bits that were erased during the process. He introduced that losing of a single bit in the circuit causes the smallest amount of heat in the computation which is equal to KTln2 joules where K is Boltzmann constant and T is Temperature. The amount of heat dissipated in simple circuits is very small but it becomes large in the complex circuits which imply propagation delay also. Later in 1973 C. H. Bennett H. Bennett described that the Power dissipation due to the bit loss can be overcome if each and every computation in circuit was carried out in reversible manner. Quantum networks are designed of quantum logic gates. As each gate perform a unitary operation, KTln2 Joules energy dissipation wouldn't occur if the computation is carried out in reversible manner. Thus computation done in reversible manner doesn't require erasing of bits. The amount of heat dissipated in the system holds a direct relationship to the number of bits erased or lost during the computation.

# **II. PROBLEM STATEMENT**

The Design of Combinational and Sequential Circuits has been going on in research for the past few years. Various proposals were given for the design of combinational circuits like adders, subtractors, multiplexers, decoders etc., the existing method consists design of 4x16 decoder whose Quantum Cost is less than the previous design. Replacing fredkin gates for designing 2×4 decoder reversible gates like peres gate, TR gate, NOT gate and CNOT gate are used. The whole design is done using Fredkin, CNOT, Peres gates which give better Quantum Cost when compared to the other reversible Logic gates. The number of gates required to design 4x16 decoder are 18 in which there are 12 fredkin gates, one peres gate, one TR gate, one NOT gate and 3 CNOT gates. The sum of all the quantum costs of each gate gives total quantum cost of 4x16 decoder and 16x4 encoder. Thus by using all these reverse gates all or total no of bits in the circuit and being used and the hence, the power consumption of the circuit is being reduced.

### **III. DESIGN CONCEPT**



The Reversible Logic involves the use of Reversible Gates consists of the same number of inputs and outputs i.e., there should be one to one mapping between input vectors and output vectors. And they can be made to run backward direction also. Certain limitations are to be considered when designing circuits based on reversible logic (i) Fan out is not permitted in reversible logic and (ii) Feedback is also not permitted in reversible logic. In Reversible logic using outputs we can obtain full knowledge of inputs. Reversible logic conserves information. Some cost metrics like Garbage outputs, Number of gates, Quantum cost, constant inputs are used to estimate the performance of reversible circuits. Garbage outputs are the extra outputs which help to make inputs and outputs equal in order to maintain reversibility. They are kept alone without performing any operations. Number of gates count is not a good metric since more number of gates can be taken together to form a new gate. Quantum Cost is the number of elementary or primitive gates needed to implement the gate. It is nothing but the number of reversible gates  $(1 \times 1 \text{ or } 2 \times 2)$  required to construct the circuit. Delay is one of the important cost metrics. A Reversible circuit design can be modeled as a sequence of discrete time slices and depth is summation of total time slices. In Digital Electronics the binary decoder is a combinational logic circuit that converts the binary integer value to the associated output pattern. Various proposals are given to design of combinational and sequential circuits in the undergoing research.

### a) Reversible Logic Gates:

The basic Reversible Logic Gates present in the literature are briefed below. The gates that are suitable for the design with optimum quantum cost can be selected.

**1.NOT GATE**: The NOT GATE is the simple Reversible Logic gate. It is  $1 \times 1$  Reversible Logic Gate with the quantum cost zero. The Not gate simply shifts the complementary of the input to output as shown in the figure 1. It is the basic primitive gate which may involve in construction of reversible logic gate, thus owing its own importance in determining the quantum cost of designed Reversible logic gate.



Fig. 1 NOT Gate And Its Truth Table

**2.FEYNMAN GATE (FG):** Feynman gate is a  $2 \times 2$  reversible gate as shown in below figure 2. The Feynman gate is also called as CNOT gate i.e., controlled NOT gate.

The Feynman gate is used to duplicate of the required outputs since Fan-out is not allowed in reversible logic gates. The Quantum Cost of FG is 1. This is also the primitive gate owing its importance in determining quantum cost metric.



Fig. 2 Feynman Gate And Its Truth Table

**3.DOUBLE FEYNMAN GATE** (DFG):Double Feynman Gate is a  $3\times3$  reversible gate. The outputs are defined as shown in the below figure3. The quantum cost of DFG is 2. This gate can also be used for duplicating outputs.



Fig:3 Double Feynman Gate And Its Truth Table

**4.TOFFOLI GATE**:(TG)Toffoli Gate is  $3 \times 3$  reversible gate. The outputs are defined as shown in the below figure4. The Quantum Cost of TG is 4.



Fig.4 Toffoli Gate And Its Truth Table

**5.FREDKIN GATE:**(**FDG**) Fredkin Gate is a  $3\times 3$  reversible gate. The outputs are defined as shown in the below figure4. The Quantum Cost of FDG is 5. This paper mainly surrounds around Fredkin gate.



Fig.5 Fredkin Gate And Its Truth Table



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 14 November 2017

**6.PERES GATE (PG):**Peres Gate is a is a  $3\times3$  reversible gate. The outputs are defined as shown in the below figure6. The Quantum Cost of PG is 4.



Fig.6 Peres Gate And Its Truth Table

**7.TR GATE:** TR Gate is a  $3\times3$  reversible gate. The outputs are defined as shown in the below figure 7. The quantum cost of TRG gate is given by 4.



3	A	В	С	Ρ	Q	R
	0	0	0	0	0	0
Ĵ	0	0	1	0	0	1
1	0	1	0	0	1	0
0	0	1	1	0	1	1
	1	0	0	1	1	1
1	1	0	1	1	1	0
	1	1	0	1	0	0
	1	1	1	1	0	1

Fig.7 TR Gate And Its Truth Table

#### b) Basic Gates Using Reversible Gates:

Considering our circuit requirements ,the need is to design AND gate and OR gate using reversible gates. Here we used fredkin gate to design AND and OR gates as shown in figure8. Importance is given to fredkin gate because it gives optimistic performance at less Quantum Cost for designing AND and OR gates.



Fig.8 And Gate Using Fredkin And Or Gate Using Fredkin

Different Reversible Encoder(4x2,8x3,16x4) and Decoder circuits like ( $2\times4$ ,  $3\times8$ ,  $4\times16$ ) are designed using Fredkin Gates (mainly), Feynman gates and Peres gate, TR gate. Some combinational circuits like adder, multiplexer etc., are designed using these reverse Encoder and reverse Decoders. The concept of duplicating a single output to required number of outputs using Feynman gate is introduced where Fan-out was not allowed in reversible computation. Thus by doing so and applying timing constraints to the circuit the power consumption is effectively reduced and the circuit run more faster and efficiently than the previous obtained results. The main aim of this paper is to reduce the power consumption and to use all the bits in the circuit effectively leaving no bit unused.



Fig 9: Circuit Diagram Of Reversible 4×16 Decoder



Fig10: Circuit Diagram Of Reversible 16x4 Encoder

# **IV. PROPOSED METHOD**





Fig11: Circuit Diagram Of Adder Circuit



Fig12: Circuit Diagram Of Multiplexer Using Decoder

**1.1.1. Third-order Headings.** Third-order headings, as in this paragraph, are discouraged. However, if you must use them, use 10-point Times, boldface, initially capitalized, flush left, preceded by one blank line, followed by a period and your text on the same line.

### 2. Acknowledgements

This work was supported in part by a grant from the National Science Foundation.

### 3. References

List and number all bibliographical references in 9- point Times, single-spaced, at the end of your paper. When referenced in the text, enclose the citation number in square brackets, for example [2-4], [2, 5], and [1].

[1] Briand, L. C., Daly, J., and Wüst, J., "A unified framework for coupling measurement in objectoriented systems", *IEEE Transactions on Software Engineering*, 25, 1, January 1999, pp. 91-121.

[2] Maletic, J. I., Collard, M. L., and Marcus, A., "Source Code Files as Structured Documents", in *Proceedings 10th IEEE International Workshop on Program Comprehension (IWPC'02)*, Paris, France, June 27-29 2002, pp. 289-292. [3] Marcus, A., *Semantic Driven Program Analysis*, Kent State University, Kent, OH, USA, Doctoral Thesis, 2003.

[4] Marcus, A. and Maletic, J. I., "Recovering Documentation-to-Source-Code Traceability Links using Latent Semantic Indexing", in *Proceedings 25th IEEE/ACM International Conference on Software Engineering (ICSE'03)*, Portland, OR, May 3-10 2003, pp. 125-137.

# V. SIMULATION RESULTS OF PROPOSED CIRCUITS

### a)4×16 Reverse Decoder



Fig.10 RTL Schematic Of 4×16 Reversible Decoder



Fig.11 Simulated Output For 4 ×16 Decoder

The above figures shows the various outputs obtained for a 4x16 reverse decoder and by using the timing constraints the



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 14 November 2017

output power has been reduced which makes the system more efficient and high throughput value can be obtained using minimum quantum costs in the circuit.



Fig.12 Implementation Output For  $4 \times \! 16$  Decoder

Ele Edit Flow Iools Win	low L	ayout Yew Help	Q- Quick Access				Synthesis and Implementa	iton Out-of-date	details	
0. + + 8 16 X	. 15	<b>ο</b> Σ × /	X					III Default L	ayout	
low Navigator 🗄 🕸 ?	PRO	JECT MANAGER - 16080	ecoder							?
PROJECT MANAGER										
O Settings	tios	Project Summary	decoder.y x de	C008.9 X		1 mm			. 7	83
Add Sources	a Prope	Strateg: Vivado Synthesis Defaults			Stategy: Vivado In Incremental compile: None	prementation Defaults				
Language Templates	e El									
₽ IP Catalog	Bour	DRC Violations			Timing	Setup	Hold   Puls	e Widh		
IP INTEGRATOR		Summary: 🤒 1 was	ning			Worst Negative Stack (IRNS): INA				
Create Block Design	it es	Implemented DRC Report			Total Negative Slack (TNS) NA					
Once Rock Decise	8				Number of Failing Endpoints: NA					
Oper Dook Deergo					Total Number of Endpoints: NA					
Generate Block Design						Implemented Timing Report				
SINULATION		Utilization		Post-Sinthesis	Post-implementation	Pomer		Summary	On-Chip	0
Run Simulation										
					Graph   Table	Total On-Chip Power:	5.076 W			
<ul> <li>RTL ANALYSIS</li> </ul>		Resource	Utilization	Available	Utilization %	Junction Temperature:	48.2 %			
> Open Elaborated Design		LUT	8	6340	0.01	Thermal Margin:	36.8 °C (8.0 W)			
		10	20	21	9.52	Execute dus.	40 UW			
SYNTHESIS						Power supplied to on-chip devices.	L CH			
Run Synthesis						Involumentari Dinasa Danari	LVM			
<ul> <li>Open Synthesized Design</li> </ul>										

Fig.13 Output Power For 4 ×16 Decoder



Fig.14 RTL Schematic Of 16×4 Reversible Encoder



Fig.15 Simulated Output For 16 ×4 Encoder

The above figures shows the various outputs obtained for a 16x4 reverse encoder and by using the timing constraints the output power has been reduced which makes the system more efficient and high throughput value can be obtained using minimum quantum cost in the circuit.

### b) 16×4 Reverse Encoder



# International Journal of Research

Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 14 November 2017





Fig.18 RTL Schematic Of Reverse Adder Circuit

B       C       E       C       E       C       E       Destantant         B       C	Elle Edit Fjow Tools Wind	w Layout View Help Q- Outor Access	write_bitstream Complete
New Manuelland     Image: Setting: Seting: Seting: Setting: Setting: Seting: Setting: Setting: Setting:	9, 5 4 8 8 X F	μ ο Σ × « ×	III Default Layout
<ul> <li>▼ PACK-MANAGRA</li> <li>▼ PACK-MANAGRA</li> <li>Procession</li> <li>Processi</li></ul>	Flow Navigator 🗄 0 ? _	PROJECT MANAGER - revencoder	?
G Strings Ast Sources Lungung Temptender P P Cashing P	<ul> <li>PROJECT MANAGER</li> </ul>	Project Summary	2.4.0
Ad bluess Lapage Tendes DP Calling P Calling P Calling P Calling P Calling P Calling P Calling P Calling P Calling Developed biol Calling Calli	Settings	i i i i i i i i i i i i i i i i i i i	
Lingsup Tenglas © P Cating ©	Add Sources	Strategy: Vivado Synthesis Defaults	Strategy: Wixado Implementation Defaults
OP PCRUIG Profile     Profile     Terming     Setup   Hold   Point   Point Holm       V # ATCONTOR: Own Biol Orbup Own Biol Orbup Own Biol Orbup Central Central Central Central Biol Central Biol Central Biol Central Biol Central Biol Central Biol Central Central Central Biol Central Central Central Biol Central Biol Central Biol Central Central Central Biol Central Central Central Central Central Central Central Biol Central Biol Centra	Language Templates		Incremental compile: None
P INECRATOR     Chails the Orlegin     Open Biological     Op	P Catalog	DRC Violations	Timing Setup   Hold   Pulse Width
Data Biol Design Open Biol Design General Biol Design     Implementat CRC Report     Total legans Statu (THS): Response     NA       Valuation Res Studied     Valuation     PostSymbol: Statu (THS): Res Studied     NA     Na       Valuation Res Studied     Valuation     PostSymbol: Statu (THS): Res Studied     NA     Na       Valuation Res Studied     Valuation     PostSymbol: Statu (Statu (Stat	IP INTEGRATOR	Summary: 0 1 warning	Worst Negative Stack (WNS): NA
Open Bloc Charge Generals Bloc Charge Russiant Status     Number of Endpoints: NA     Number of Endpoints: NA     Number of Endpoints: NA     NA       Statustion     Post Openheids 1 Pred Stytementation (Statustion Strategy Statustion Strateg	Create Block Design	Implemented DRC Report	Total Negative Slack (TNS): NA
Contract Black Corport     Table Nate of Chaptonics     No       Contract Black Corport     Table Nate of Chaptonics     No       Rul Smutch Corport     Nate Simulation     Past Signification     Past Signification       RUL AVEX/TSS     Open Dationated Design     Utilization     Past Signification     Table Nate of Chaptonics     NALAN W       > Open Dationated Design     Utilization     Utilization     Past Signification     Table Nate of Chaptonics     TABLE Nate of Chaptonics     NALAN W       > Open Dationated Design     Utilization     Utilization     Graph 1 Table     Table Nate of Chaptonics     TABLE Nate of Chaptonics     TABLE Nate of Chaptonics     NALAN W       > Open Dationated Design     Utilization (N)     Utilization (N)     Utilization (N)     Table Nate of Chaptonics     TABLE Nate of Chaptonics     Nate of Chaptonics       > Open Signification     Utilization (N)     Utilization (N)     Utilization (N)     Confidencia Nate     Lise       > Open Signification     Utilization (N)     Utilization (N)     Lise     Confidencia Nate     Lise       > Open Signification Chaptonic     Lise     Lise     Lise     Confidencia Nate     Lise	Oten Flort Detice		Number of Failing Endpoints: NA
Unitation         PostSymbol         Display         III / III / IIII / IIII / IIIII / IIIII / IIIII / IIIIII	Oceando Real Desire		Total Number of Endpoints: NA
SIGLATORI Re Sinulation       Valuation     PostSoftwess     Peer Signal Table       FRL-HALYSS     Cope Elaboration Explosion     Cope Elaboration Explosion       2: Open Elaboration Explosion     0       2: Open Explosion     0	Peuerale proci n'esidu		Implemented Timing Report
Rut Strukter         Owner Strukter         Foreignment	Y SIMULATION	Internet - Dert Octoberie   Dert Instrumentation	Remark   An Olio
VIEL_ANULTISS         UIT         15         Total On Cap Power:         11.4.1 W           3 Open Elaborated Design         UIT         15         Autorn Temperature:         72.6 °C           9 Open Elaborated Design         UIT         15         Total On Cap Power::         11.4.1 W           9 Open Elaborated Design         UIT         15         Total On Cap Power::         11.4.1 W           9 Open Elaborated Design         0         25         59         15         100           9 Prait Statesia         URDation (N)         Conflocative Million         Long           3 Open Statesiand Design         URDation (N)         Conflocative Million         Long	Run Simulation	Utilization Post-synthesis (Post-anglementation	Power Samurary Corcorp
V RTL 44/2 (S)         Junction Temperature:         72.44         Z2.70           > Open Elaborated Design         10         11         10         10         124.52         70           > Strum Elsis         0         25         60         75         100         Pereir sognition drids geloses:         60           > Run Stethelisis         Utilization (N)         Condence livery:         Live         10           > Open Budde stadd Design         10         Condence livery:         Live         10		Graph   Table	Total On Chip Power: 10.424 W
> Open Elaborand Design         10	<ul> <li>RTL ANALYSIS</li> </ul>	LUT 1 IS	Junction Temperature: 72.6 °C
Shiftine Sak     S	> Open Elaborated Design	10 101	Thermal Margin: 12.4 °C (2.7 W)
Struth-ESS         Utilization (N)         Pereir specification drug devices: 0.01           IP aus Banhesias         Utilization (N)         Confidence lives: 1.02           > Open Synthesized Design         Implemented Power Report		0 25 50 75 100	Effective BJA: 4.6 °C/W
Res Sinteria     Contractions wit: Law     Contractions wit: Law     contractions wit: Law     implementate Please Report	✓ SINTHESIS	Utilization (%)	Power supplied to off-chip devices: 0 W
> Open Synthesized Design	Run Synthesis		Confidence level Low
	> Open Synthesized Design		implemented Hower Kepon

Fig.16 Implementation Output For 16×4 Encoder

Fig.17 Output Power For 16x4 Encoder



Fig.19 Simulated Output For Reverse Adder Circuit

The above figures shows the various outputs obtained for a reverse adder and by using the timing constraints the output power has been reduced which makes the system more efficient and high throughput value can be obtained using minimum quantum cost in the circuit.

### c) Reverse Adder



# International Journal of Research Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 14 November 2017



Fig.20 Implementation Of Output Of Reverse Adder



Fig.21 Output Power For Reverse Adder

Con Eos vion Toors Max	na relati Jan Deb d. and der and	ruaq
■ ■ < < < < < < < < < < < < < < < < < <	× ∞ ▶, ₽ Ħ Θ O Σ K # X	III Default Layout
iow Navigator ±0?.	ELABORATED DESIGN - xc7ar000csg324-1 (active)	
PROJECT MANAGER	# Project Summary × Schematic × max.v ×	?
Settings		
Add Sources		
Language Templates		
P IP Catalog		
IP INTEGRATOR		
Create Block Design		
Open Block Design		
Generate Block Design	5	
SBILLATION		
Run Simulation		
RTL ANALYSIS		
<ul> <li>Open Elaborated Design</li> </ul>		
Report Wethodology		
Report DRC	· · · · · · · · · · · · · · · · · · ·	
Report Noise		

Fig.21 RTL Schematic Of Multiplexer



Fig.22 Simulated Output For Multiplexer

The above figures shows the various outputs obtained for a Multiplexer and by using the timing constraints the output power has been reduced which makes the system more efficient and high throughput value can be obtained using minimum quantum cost in the circuit.

### d) Multiplexer



# International Journal of Research

Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 14 November 2017



Fig.23 Implementation Of Output Of Multiplexer



Fig.24 Output Power For Multiplexer

### VI. CONCLUSION

In this paper, different combinational circuits like adder, multiplexer, circuits constructed using reversible encoder and decoder are designed. These circuits are designed for minimum quantum cost and minimum garbage outputs. The method proposed for designing the decoder circuit can be generalized. For example, a 3×8 decoder can be designed using a 2×4 decoder followed by 4 fredkin gates, Similarly a  $4 \times 16$  decoder can be designed using  $3 \times 8$  decoder followed by 8 fredkin gates .Similarly the circuit of 16x4 encoder can be constructed using the lower order gates and the other reversible gates like TR, feynman, fredkin, Not gate. The concept of duplicating the single output to required number of outputs is utilized to overcome the fan-out limitation in reversible logic circuits. This method of designing combinational circuits helps to implement many digital circuits with better performance for minimum quantum cost.

The combinational circuits designed using reversible decoder are analyzed in terms of Quantum cost and Garbage outputs.

CIRCUIT	QUANTUM COST	GARBAGE OUTPUTS
3 TO 8 DECODER	31	4
16 TO 4 Encoder	48	5
4 TO 16 DECODER	71	5
BINARY COMPARATOR	16	5
FULL ADDER	61	12
FULL SUBTRACTOR	63	12
4×1 MULTIPLEXER	46	17
8×1 MULTIPLEXER	75	39

# **VII. References:**

[1].Gopi Chand Naguboina,K.Anusudha Dept. of Electronics Engineering,Pondicherry University, Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx,IEEE International Conference on Computer, Communication, and Signal Processing (ICCCSP-2017)

[2]R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.

[3]C.H.Bennett, "Logical Reversibility of Computation", IBM J.Research and Development, pp. 525-532, November 1973

[4]R.Feynman, quantum mechanical computers using reverse logic,Optic News,vol. 11,pp 11-20, 1985.

[5] William C. Athas, Lars "J", Svensson, Jeffrey G. koller, Nestoras Tzartzanis, and Eric Ying – Chin Chou, Low-power Digital Systems based on Adiabatic-Switching principle", IEEE Transactions on VLSI systems, Vol. 2, No. 4, December 1994.

[6]A. Peres, "Reversible logic and quantum computers",

phys.rev. A, Gen. Phys., vol. 32, no. 6, pp. 32663276, Dec. 1985

[7]H.G Rangaraju, U. Venugopal, K.N. Muralidhara, K. B. Raja, "Low power reversible parallel binary adder/subtractor",arXiv.org/1009.6218,2010.



[8]J.M. Rabaey and M. Pedram, "Low Power Design Methodologies," Kluwer Academic Publisher, 1997.

[9]T. Toffoli., "Reversible Computing, Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science 1980.

[10]E. Fredkin and T. Toffoli, "Conservative logic," Int'l J.Theoretical Physics, Vol. 21, pp.219–253, 1982.

[11]Y. Syamala, and A.V. N. Tilak, Reversible Arithmetic Logic Unit", Electronics Computer Technology (ICECT), 2011 3<sup>rd</sup> International, vol. 5, pp.207-211,07 july 2011.

[12]Thapliyal H, Ranganathan N," Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs", Centre for VLSI and Embedded.

[13]V.Rajmohan, V.Ranganathan, ,"Design of counter using reversible logic", 978-1-4244-8679-3/11/\$26.00 ©2011 IEEE

[14]Vivek V. Shende, Aditya K. Prasad, Igor L. Markov, and John P. Hayes," Synthesis of Reversible Logic Circuits", IEEE Transaction on computer-aided design of integrated circuits and systems,

[15]Payal Garg, Sandeep Saini,"A novel design of compact reversible SG gate and its applications, ",2014 14<sup>th</sup> International Symposium on Communications and Information Technologies(ISCIT, Sept 2014,pages 400-403, doi: 10.1109/ISCIT.2014.7011941

[16]Jadav ChandraDas, Debashis De and Tapatosh Sadu, "A novel low power nano scale reversible decoder using quantum dot cellular automata for nano communication", Third International Conference on devices, circuits and systems, 2016.

[17]Ritjit Maumdar, sandeep saini, "A novel design of reversible 2: 4 decoder", 978-1-4799-6761-2/\$31.00©2015 IEEE

[18]C H Bennett, "Notes on the History of Reversible Computation",", IBM Journal of Research and Development,vol. 32, pp. 16-23, 1998.