Trends and Challenges in High Speed Microprocessor Design

Ravi Khemchandani, Ashish Nipane, Hitesh Khanna

Abstract


This paper reviews example mechanisms which threaten deep submicron VLSI circuit design, such as tunneling, radiation induced logic corruption, and on-chip delay variability.

Keywords


Trends; Challenges; Microprocessor Design

Full Text:

PDF


Bookmark and Share


Copyright (c) 2014 Ravi Khemchandani, Ashish Nipane, Hitesh Khanna

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.

 

All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 


Paper submission: ijr@pen2print.org