Graph Based Transistor Network Generation Method For Super Gate Design
Abstract
Transistor community optimization represents an effective way of enhancing VLSI circuits. This paper proposes a singular approach to routinely generate networks with minimum transistor rely, beginning from an irredundant sum-of-products expression as the input. The technique is able to supply each collection–parallel (SP) and non-SP transfer preparations, enhancing speed, strength dissipation, and place of CMOS gates. Experimental results display predicted profits in evaluation with associated processes.
Full Text:
PDFCopyright (c) 2017 Edupedia Publications Pvt Ltd
![Creative Commons License](http://licensebuttons.net/l/by-nc-sa/4.0/88x31.png)
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org