Design Strategies of Low Power VLSI Design Architecture

Swaroop Kumar Macherla


Low-Power circuit designs are the major requirements in today's electronic scenarios. In the existing systems, power-flow was a secondary-activity and all are considering that as a secondary-terminology as well as give more concentration on compatibility, goodput and financial-aspects. This causes a good-and-accurate results in nature of productivity, but in the competitive analysis of VLSI design falls in trouble in case of considering the low-power-consuming devices such as portable-devices like mobiles, head-sets and so on. For this optimization a new device plan is required to make the circuit complexity so simple as well as providing good-level of compatibility and power-wise simpler designing with simple components'. With-the help of recent technologies', a good optimization techniques are proposed in the size of less-than 89nm', but great' in quality of power dispatching' as well as the maintenance of such devices are simple in creature. The major objective of such kind of device-plans are easy to analyze the flow of working as well as easiness in circuit designing, means low complexity, time-saving methodology and provides good backup needs, which supports many portable devices to operate with enhanced power and good-in-operation for long-time without any interruptions.




VLSI-Design, Power-Reduction’, Compatibility, High-Accuracy, Low-Power-Manipulation, Low-Power Strategies, Power-Optimization.

Copyright (c) 2017 Edupedia Publications Pvt Ltd

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.


All published Articles are Open Access at 

Paper submission: