Performance Study of Robust Router using VHDL

Ch. Surendra, A. Phanindra Babu

Abstract


This paper is based on the hardware coding which will give a great impact on the latency issue as the hardware itself will be designed according to the need.

Keywords


Network-on-Chip; Simulation Router; FIFO; FSM; Register blocks

Full Text:

PDF


Bookmark and Share


Copyright (c) 2014 Ch. Surendra, A. Phanindra Babu

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.

 

All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 


Paper submission: ijr@pen2print.org