Fpga Implementation Of 16-Bit Radix-2 Fft Architecture

Abstract

A low complexity and error tolerant design has more demand in the signal processing systems. Parallel-prefix adders (also known as carry tree adders) are known to have the best performance in VLSI designs. However, this performance advantage does not translate directly into FPGA implementations due to constraints on logic block configurations and routing overhead.