Design and Implementation of a Memory-Reduced Turbo Parallel Decoding
Abstract
Turbo-decoding for the Long Term Evolution (LTE) wireless communication standard is the most challenging tasks in terms of computational complexity and power consumption of corresponding cellular devices. This paper represents a parameterized parallel Turbo decoder for LTE terminals. For supporting the high peak data-rate defined in the forthcoming 3GPP LTE standard, Turbo decoder is needed as a key component of the radio baseband chip. By exploiting the trade-off of precision, speed and area consumption, a Turbo decoder with eight parallel SISO units is implemented to meet the throughput requirement.
Full Text:
PDFCopyright (c) 2018 Edupedia Publications Pvt Ltd
![Creative Commons License](http://licensebuttons.net/l/by-nc-sa/4.0/88x31.png)
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org