Programmable Logic Arrays

Gautam saini, Akshay dutt, Gautam saini

Abstract


The gate outputs are preconditioned to minimize delay using a new clocking scheme and circuit design.

Keywords


multivalued logics; programmable logic arrays; performance evaluation

Full Text:

PDF


Bookmark and Share


Copyright (c) 2015 Gautam saini, Akshay dutt, Gautam saini

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.

 

All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 


Paper submission: ijr@pen2print.org