Vlsi Modelling of Side Channel Attacks on Modern Cache Based Processors
Abstract
The attacks fit in to the category of side channel attacks wherein slight leakage of information through side channels such as power and timing can be demoralized to negotiate secret keys in susceptible applications. This paper further expands and modifies the current work in the field of cache-based side channel attacks targeting the software and hardware implementation of side channel attacks.
Keywords
Performance Optimization; Side Channel Attacks; RTL Description
Full Text:
PDFCopyright (c) 2015 mukku Dinesh Kumar, g. Dilli Rani, V. Trimurthulu
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org