Implementation of UART with BIST and LFSR Technique in FPGA

G. Vennala Venika, J B. Rajeshwar


Asynchronous serial communication is usually implemented by Universal Asynchronous Receiver Transmitter (UART), mostly used for short distance, low speed, low cost data exchange between processor and peripherals. UART allows full duplex serial communication link, and is used in data communication and control system. There is a need for realizing the UART function in a single or a very few chips. Further, design systems without full testability are open to the increased possibility of product failures and missed market opportunities. Also, there is a need to ensure the data transfer is error proof. This paper targets the introduction of Built-in self test (BIST) and Status register to UART, to overcome the above two constraints of testability and data integrity. The results indicate that this model eliminates the need for higher end, expensive testers and thereby it can reduce the development time and cost.


UART; BIST; Error check; Status register; LFSR

Full Text:


Copyright (c) 2015 G. Vennala Venika, J B. Rajeshwar

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.


All published Articles are Open Access at 

Paper submission: