Low-Complexity Low-Latency Architecture for Identical of Data Encoded With Hard Systematic Error-Correcting Codes

Piduguralla N S Prapulla, N. Veeraih, S. Neelima

Abstract


This issue is more severe when the exaggerated memory cells are part of the configuration memory used for programming the circuit functionality. Grounded on the BWA, the proposed architecture examines whether the incoming data matches the stored data, and if not it aims to locate the erroneous bit and they are corrected. The empirical evaluation proves that the proposed methodology discovers the best examine for consistency issues of memory

Keywords


Butterfly-Formed Weight Accumulator; Translation Look-Aside Buffer; ECC; EDC; Decimal Matrix Code

Full Text:

PDF


Bookmark and Share


Copyright (c) 2015 Piduguralla N S Prapulla, N. Veeraih, S. Neelima

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.

 

All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 


Paper submission: ijr@pen2print.org