FPGA Implementation of an FFT Processor Using Cordic Algorithm
Abstract
In this paper, energy efficient high speed 128 point CORDIC based FFT processor is developed in the FPGA board. This paper develops the algorithm, architectures, and circuits necessary for high-performance and energy-efficient FFT processor.
Keywords
FFT Processor
Full Text:
PDFCopyright (c) 2014 Niveathasaro V, Vijayasaro V
![Creative Commons License](http://licensebuttons.net/l/by-nc-sa/4.0/88x31.png)
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org