International Journal of Research

R, Naresh Kumar, Anurag Group of Institutions, India

• Vol 2, No 10 (2015): VOL-2_ISSUE-10_October_2015 - Research Articles
  FPGA power Reduction by mux based clock gating considering a logic architecture
  Abstract  PDF