Sultana, Abdul Rameem, Pg Scholar,Department Of Ece, Dhanekula Institute Of Engineering Technology, Ganguru, Vijayawada, Krishna Dt, Ap, India., India
-
Vol 3, No 18 (2016): Vol-3_Issue-18_December_2016 - Research Articles
FPGA Implementation of 32-Bit Partially Parallel Encoder Architecture for Long Polar Codes
Abstract PDF
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org