FPGA implementation of low complexity Fault Tolerant Parallel Filters Supported Error Correction Codesand Parseval Checks

Y Latha, V Sudarshini Kataksham


The increasing demand of low complexity and error tolerant design in signal processing systems is a reliability issue at ground level. Complex circuit is consistently affected by soft errors in modern electronic circuits. in existing systems to detect and correct errors purpose we are use e algorithmic-based fault tolerance (ABFT) techniques. Even Signal processing and communication applications are well suited for ABFT. Recently, a new and simple technique introduces   presence of parallel filters to achieve fault tolerance has been presented. inexisting we are used only ECC technique, but in this project, we improve protection schemes, combine the use of error correction codes and Parseval checks are proposed and evaluated two techniques. The proposed technique can be implemented by using Xilinx 14.7 version software.

Full Text:


Copyright (c) 2017 Edupedia Publications Pvt Ltd

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.


All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 

Paper submission: editor@eduindex.org