Design of full adder using VHDL
Abstract
In thi paper we are going to design full adder using VHDL. The acronym VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language. This paper includes the design of full adder with behavioral modelling in VHDL, truth table and results are verified with simulation software Xilinx.
Keywords
VHDL; VHSIC; full adder; behavioral modelling; simulation; xilinx
Full Text:
PDFCopyright (c) 2015 Rashmi Kumari, Swapnil Rai, Subha Kaushik
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org