Optimized Design and Implementation of Ieee-seventy hundred fifty-four Floating Point Processor

GOLLA Srinivasulu, G. Rajesh, V. Trimurthulu

Abstract


The use of floating point unit has lot of application. This paper presents the design and implementation of high speed floating point unit in FPGA.

Keywords


Floating Point Unit; RTL Description

Full Text:

PDF


Bookmark and Share


Copyright (c) 2015 GOLLA Srinivasulu, G. Rajesh, V. Trimurthulu

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.

 

All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 


Paper submission: ijr@pen2print.org