Data path synthesis Arithmetic optimizations flexible accelerator operation chaining

K. Radha, K. Anusha, Murali Malijeddi

Abstract


Obtain better system performance, lower energy consumption, and avoid hard coding arithmetic functions with this concise guide to automated optimization techniques for hardware and software design. High-level compiler optimizations and high-speed architectures for implementing FIR filters are covered, which can improve performance in communications, signal processing, computer graphics, and cryptography. Clearly explained algorithms and illustrative examples throughout make it easy to understand the techniques and write software for their implementation. Background information on the synthesis of arithmetic expressions and computer arithmetic is also included, making the book ideal for new-comers to the subject. This is an invaluable resource for researchers, professionals, and graduate students working in system level design and automation, compilers, and VLSI CAD.

Keywords: Arithmetic optimizations; carry-save (CS) form; datapath synthesis; flexible accelerator; operation chaining.


Full Text:

PDF




Copyright (c) 2016 K. Radha, K. Anusha, Murali Malijeddi

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.

 

All published Articles are Open Access at  https://journals.pen2print.org/index.php/ijr/ 


Paper submission: ijr@pen2print.org