Analysis of Operational Amplifier using 120 nm Technology
Abstract
— In this paper A CMOS single output 2 stage operational amplifier is conferred that operates at 1.5 V power offer at 0.12micrometer (i.e., one hundred twenty nm) technology. It’s designed to fulfil a group of provided specifications. The distinctive behaviour of the MOSFET in sub- threshold region not only permits a designer to figure at low input bias current however conjointly at low voltage. This op-amp has terribly low standby power consumption with a high driving capability and operates at low voltage in order that the circuit operates at low power. The op-amp provides a gain of 20.4dB and bandwidth 202 kHz also provide bandwidth of 2.15MHz for unity gain a load at five pF. This op-amp incorporates a PSRR (+) of 85.0 dB and a PSRR (-) of 60.0 dB. It’s a CMRR (dc) of 64.4 dB, an output slew rate of 12.465 v/μs. The power consumption for the op-amp is 0.9mW. The op-amp is meant within the 120nm technology.
Full Text:
PDFCopyright (c) 2016 Jayanti Kumawat, Poonam Pathak
![Creative Commons License](http://licensebuttons.net/l/by-nc-sa/4.0/88x31.png)
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.
All published Articles are Open Access at https://journals.pen2print.org/index.php/ijr/
Paper submission: ijr@pen2print.org