International Journal of Research
| Issue | Title | |
| Vol 3, No 01 (2016): Vol-3_Issue-1_January_2016 | Design & Simulation of Gid Integration of Renewable Energy Sources Using High Frequency Link Cascade Multilevel Inverter | Abstract PDF |
| M. Abdul Rahiman, Shaik Dawood | ||
| Vol 3, No 01 (2016): Vol-3_Issue-1_January_2016 | Design & Simulation of Grid Integration of Renewable Energy Sources Using High Frequency Link Cascade Multilevel Inverter | Abstract PDF |
| M. Jaya Madhuri, K. Kranthi Pratap Singh | ||
| Vol 3, No 01 (2016): Vol-3_Issue-1_January_2016 | Design & Simulation of Improved Active Power Filter for Renewable Energy Power Applications | Abstract PDF |
| K. Siva, S. Raj shekar | ||
| Vol 2, No 12 (2015): VOL-2_ISSUE-12_December_2015 | Design & Simulation of Transformer less Universal Active Power Filter | Abstract PDF |
| Pinjala Srikanth, Yamparala Nagendraiah | ||
| Vol 3, No 01 (2016): Vol-3_Issue-1_January_2016 | Design & Simulation UPQC with Minimum VA Rating for Power Quality Improvement | Abstract PDF |
| Mohammed Muzakkirullah Sharief, Shaik Dawwod | ||
| Vol 4, No 17 (2017): Vol-04-Issue-17-December-2017 | Design A 8 Bit Fault Tolerant Parallel Ffts Using Parseval Checks | Abstract PDF |
| T. Venkata Narayana Reddy, G.V.Ravi Kumar | ||
| Vol 5, No 15 (2018): Vol-05-Issue-15-May-2018 | Design A Approximate Parallel Multiplier For Medical Applications | Abstract PDF |
| K KRANTH KIRAN, K VENKAT RAO, K. ANKA SIVAPRASAD | ||
| Vol 4, No 01 (2017): Vol-04_Issue-01_January_2017 | Design A B- Encoder and Decoder Using Booth | Abstract PDF |
| Dr. K. SriHari Rao, Mr. P. SrinivasaRao, Thatikol Srinivas | ||
| Vol 5, No 01 (2018): Vol-05-Issue-01-January-2018 | Design a Cryptography Algorithm Using Shiftrow Mixcolun Technique | Abstract PDF |
| G MADHUSUDHANA RAO, P JAYA BABU, CH. MANI TEJA | ||
| Vol 5, No 15 (2018): Vol-05-Issue-15-May-2018 | Design A Dynamic Reconfiguration Manchester Compression For Web Applications | Abstract PDF |
| BOYINA GOPI SAIRAM, G SRINIVAS Rao, K. ANKA SIVAPRASAD | ||
| Vol 5, No 4 (2018): Vol-05-Issue-04-February-2018 | Design A Fault Tolerant Fft’s Using Ahl Logic And Razor Flipflop | Abstract PDF |
| Sudanagunta Kiran, N. Prakash Babu | ||
| Vol 5, No 16 (2018): Vol-05-Issue-16-June-2018 | Design a High Quality Grid Connected PV Systems with Constant Power Generation and Input Output Linearizer Controller | Abstract PDF |
| Kisan Kumar, Bibha Rani Singh, Anjana Tripathi | ||
| Vol 4, No 13 (2017): Vol-04-Issue-13-October-2017 | Design a High Speed and Area Efficient Carry Skip Ppa | Abstract PDF |
| P. SWARNALATHA, K. SEETHARAM | ||
| Vol 5, No 4 (2018): Vol-05-Issue-04-February-2018 | Design a High Speed and Area Efficient Multiplier Using Adiabatic Logic | Abstract PDF |
| VINJAMURI V ENKATA ARJUN, BHADINENI RAJESH | ||
| Vol 5, No 16 (2018): Vol-05-Issue-16-June-2018 | Design a High Speed and Energy Efficient Novel FFT Using CSKA | Abstract PDF |
| GARLAPATI SRAVANTHI, SHAIK KHAMURUDDEEN | ||
| Vol 5, No 4 (2018): Vol-05-Issue-04-February-2018 | Design a High Speed Carry Skip Adder with Ladner Fischer Technique | Abstract PDF |
| Avvaru. Vijay Kumar, K.Ramesh Babu | ||
| Vol 5, No 12 (2018): Vol-05-Issue-12-April-2018 | Design a High Speed Error Prediction AES Algorithm | Abstract PDF |
| DOPPALAPUDI. SRAVYA, NELAM RAJAKUMARI | ||
| Vol 5, No 01 (2018): Vol-05-Issue-01-January-2018 | Design a high speed fft using carry skip adder for communication | Abstract PDF |
| A.Sandya Rani, K.Venkata Rao, A. Siva Prasad | ||
| Vol 5, No 01 (2018): Vol-05-Issue-01-January-2018 | Design A High Speed FFT Using SISO-CSKA For Communication | Abstract PDF |
| Kadaveru Ramesh, P. Satish Chandra | ||
| Vol 5, No 12 (2018): Vol-05-Issue-12-April-2018 | Design A High Speed Novel Cryptography Using F.F Multiplier | Abstract PDF |
| M. VASAVI, N. LEELA KRISHNA SAI, K. NARASIMHA RAO | ||
| Vol 5, No 15 (2018): Vol-05-Issue-15-May-2018 | Design A High Speed Parallel Prefix Adder for Communication | Abstract PDF |
| YELLABOINA BHAVANI, S. SRI VIDYA | ||
| Vol 4, No 6 (2017): Vol-04_Issue-06_May_2017 | Design A High Throughput Vedic Multiplier Using Kogee-Stone Adder | Abstract PDF |
| Maddala Veena Prathyusha Susmitha, Mohana Ranga Rao Raavi | ||
| Vol 3, No 8 (2016): Vol-3_Issue-8_April_2016 | Design a High-Gain Wideband Two-Stage Cascode Low Noise Amplifier with Chebeyshiv Filter matching Technique | Abstract PDF |
| Sneha P. Sawarkar, Bhushan R. Vidhale | ||
| Vol 4, No 3 (2017): Vol-04_Issue-03_MARCH_2017 | Design a Hybrid approach to reduce PAPR in OFDM | Abstract PDF |
| Jaskiran Kaur, Gurbahar Singh | ||
| Vol 4, No 7 (2017): Vol-04_Issue-07_June_2017 | Design A Hybrid Approach To Reduce Papr In Ofdm | Abstract PDF |
| Gurbahar Singh, Jaskiran Kaur | ||
| 5276 - 5300 of 15697 Items | << < 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 > >> | |